

**HEXFET® Power MOSFET**

- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated

**Description**

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.

**Absolute Maximum Ratings**


	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	52	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	37	
I <sub>DM</sub>	Pulsed Drain Current ①⑥	310	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	58	W
	Linear Derating Factor	0.39	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 16	V
E <sub>AS</sub>	Single Pulse Avalanche Energy ②⑥	340	mJ
I <sub>AR</sub>	Avalanche Current ①⑥	46	A
E <sub>AR</sub>	Repetitive Avalanche Energy ①	5.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	5.0	V/ns
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 screw	10 lbf·in (1.1N·m)	

**Thermal Resistance**

	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case	—	2.6	°C/W
R <sub>θJA</sub>	Junction-to-Ambient	—	65	




V <sub>DSS</sub> = 55V
R <sub>DS(on)</sub> = 0.01Ω
I <sub>D</sub> = 52A




TO-220 FULLPAK

Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.056	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$ ⑥
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.010	$\Omega$	$V_{\text{GS}} = 10\text{V}$ , $I_D = 28\text{A}$ ④
		—	—	0.012		$V_{\text{GS}} = 5.0\text{V}$ , $I_D = 28\text{A}$ ④
		—	—	0.018		$V_{\text{GS}} = 4.0\text{V}$ , $I_D = 24\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	50	—	—	S	$V_{\text{DS}} = 25\text{V}$ , $I_D = 46\text{A}$ ⑥
$I_{\text{bss}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}} = 55\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 44\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -16\text{V}$
$Q_g$	Total Gate Charge	—	—	98	nC	$I_D = 46\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	19		$V_{\text{DS}} = 44\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	49		$V_{\text{GS}} = 5.0\text{V}$ , See Fig. 6 and 13 ④⑥
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	12	—	ns	$V_{\text{DD}} = 28\text{V}$
$t_r$	Rise Time	—	140	—		$I_D = 46\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	37	—		$R_G = 1.8\Omega$ , $V_{\text{GS}} = 5.0\text{V}$
$t_f$	Fall Time	—	78	—		$R_D = 0.59\Omega$ , See Fig. 10 ④⑥
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{\text{iss}}$	Input Capacitance	—	3600	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	870	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	320	—		$f = 1.0\text{MHz}$ , See Fig. 5⑥
C	Drain to Sink Capacitance	—	12	—		$f = 1.0\text{MHz}$

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	52	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①⑥	—	—	310		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$ , $I_S = 28\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	94	140	ns	$T_J = 25^\circ\text{C}$ , $I_F = 46\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$ ④⑥
$Q_{\text{rr}}$	Reverse Recovery Charge	—	290	440	nC	


## Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )  
 ②  $V_{\text{DD}} = 25\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 320\mu\text{H}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 46\text{A}$ . (See Figure 12)


③  $I_{SD} \leq 46\text{A}$ ,  $di/dt \leq 250\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  
 $T_J \leq 175^\circ\text{C}$

④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


⑤  $t = 60\text{s}$ ,  $f = 60\text{Hz}$       ⑥ Uses IRL3705N data and test conditions




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform





**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit




\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFETS

**Package Outline****TO-220 Fullpak Outline**

Dimensions are shown in millimeters (inches)

**Part Marking Information****TO-220 Fullpak**

EXAMPLE : THIS IS AN IRFI840G  
WITH ASSEMBLY  
LOT CODE E401



International  
**IR** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

**EUROPEAN HEADQUARTERS:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

**IR CANADA:** 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

**IR FAR EAST:** K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ki, Tokyo Japan 171 Tel: 81 3 3983 0086

**IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.